USB Registers
www.ti.com
16.5.3.9 USB1IRQENABLESET0 Register (offset = 38h) [reset = 0h]
USB1IRQENABLESET0 is shown in Figure 16-107 and described in Table 16-117.
Figure 16-107. USB1IRQENABLESET0 Register
31 30 29 28 27 26 25 24
RX_EP_15 RX_EP_14 RX_EP_13 RX_EP_12 RX_EP_11 RX_EP_10 RX_EP_9 RX_EP_8
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
23 22 21 20 19 18 17 16
RX_EP_7 RX_EP_6 RX_EP_5 RX_EP_4 RX_EP_3 RX_EP_2 RX_EP_1 Reserved
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
15 14 13 12 11 10 9 8
TX_EP_15 TX_EP_14 TX_EP_13 TX_EP_12 TX_EP_11 TX_EP_10 TX_EP_9 TX_EP_8
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
7 6 5 4 3 2 1 0
TX_EP_7 TX_EP_6 TX_EP_5 TX_EP_4 TX_EP_3 TX_EP_2 TX_EP_1 TX_EP_0
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 16-117. USB1IRQENABLESET0 Register Field Descriptions
Bit Field Type Reset Description
31 RX_EP_15 R/W 0h
Interrupt enable for RX endpoint 15
30 RX_EP_14 R/W 0h
Interrupt enable for RX endpoint 14
29 RX_EP_13 R/W 0h
Interrupt enable for RX endpoint 13
28 RX_EP_12 R/W 0h
Interrupt enable for RX endpoint 12
27 RX_EP_11 R/W 0h
Interrupt enable for RX endpoint 11
26 RX_EP_10 R/W 0h
Interrupt enable for RX endpoint 10
25 RX_EP_9 R/W 0h
Interrupt enable for RX endpoint 9
24 RX_EP_8 R/W 0h
Interrupt enable for RX endpoint 8
23 RX_EP_7 R/W 0h
Interrupt enable for RX endpoint 7
22 RX_EP_6 R/W 0h
Interrupt enable for RX endpoint 6
21 RX_EP_5 R/W 0h
Interrupt enable for RX endpoint 5
20 RX_EP_4 R/W 0h
Interrupt enable for RX endpoint 4
19 RX_EP_3 R/W 0h
Interrupt enable for RX endpoint 3
18 RX_EP_2 R/W 0h
Interrupt enable for RX endpoint 2
17 RX_EP_1 R/W 0h
Interrupt enable for RX endpoint 1
15 TX_EP_15 R/W 0h
Interrupt enable for TX endpoint 15
14 TX_EP_14 R/W 0h
Interrupt enable for TX endpoint 14
13 TX_EP_13 R/W 0h
Interrupt enable for TX endpoint 13
12 TX_EP_12 R/W 0h
Interrupt enable for TX endpoint 12
11 TX_EP_11 R/W 0h
Interrupt enable for TX endpoint 11
10 TX_EP_10 R/W 0h
Interrupt enable for TX endpoint 10
9 TX_EP_9 R/W 0h
Interrupt enable for TX endpoint 9
8 TX_EP_8 R/W 0h
Interrupt enable for TX endpoint 8
7 TX_EP_7 R/W 0h
Interrupt enable for TX endpoint 7
6 TX_EP_6 R/W 0h
Interrupt enable for TX endpoint 6
1868
Universal Serial Bus (USB) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated