EasyManuals Logo

Texas Instruments AM335 Series Technical Reference Manual

Texas Instruments AM335 Series
4161 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1599 background imageLoading...
Page #1599 background image
www.ti.com
Enhanced PWM (ePWM) Module
15.2.4.5.5 Trip-Zone Clear Register (TZCLR)
The trip-zone clear register (TZCLR) is shown in Figure 15-89 and described in Table 15-83.
Figure 15-89. Trip-Zone Clear Register (TZCLR)
15 3 2 1 0
Reserved OST CBC INT
R-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 15-83. Trip-Zone Clear Register (TZCLR) Field Descriptions
Bits Name Value Description
15-3 Reserved 0 Reserved
2 OST Clear Flag for One-Shot Trip (OST) Latch
0 Has no effect. Always reads back a 0.
1 Clears this Trip (set) condition.
1 CBC Clear Flag for Cycle-By-Cycle (CBC) Trip Latch
0 Has no effect. Always reads back a 0.
1 Clears this Trip (set) condition.
0 INT Global Interrupt Clear Flag
0 Has no effect. Always reads back a 0.
1 Clears the trip-interrupt flag for this ePWM module (TZFLG[INT]).
NOTE: No further EPWMxTZINT interrupts will be generated until the flag is cleared. If the TZFLG[INT]
bit is cleared and any of the other flag bits are set, then another interrupt pulse will be generated.
Clearing all flag bits will prevent further interrupts.
15.2.4.5.6 Trip-Zone Force Register (TZFRC)
The trip-zone force register (TZFRC) is shown in Figure 15-90 and described in Table 15-84.
Figure 15-90. Trip-Zone Force Register (TZFRC)
15 3 2 1 0
Reserved OST CBC Rsvd
R-0 R/W-0 R/W-0 R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 15-84. Trip-Zone Force Register (TZFRC) Field Descriptions
Bits Name Value Description
15-3 Reserved 0 Reserved
2 OST Force a One-Shot Trip Event via Software
0 Writing of 0 is ignored. Always reads back a 0.
1 Forces a one-shot trip event and sets the TZFLG[OST] bit.
1 CBC Force a Cycle-by-Cycle Trip Event via Software
0 Writing of 0 is ignored. Always reads back a 0.
1 Forces a cycle-by-cycle trip event and sets the TZFLG[CBC] bit.
0 Reserved 0 Reserved
1599
SPRUH73HOctober 2011Revised April 2013 Pulse-Width Modulation Subsystem (PWMSS)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Table of Contents

Other manuals for Texas Instruments AM335 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments AM335 Series and is the answer not in the manual?

Texas Instruments AM335 Series Specifications

General IconGeneral
BrandTexas Instruments
ModelAM335 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals