Ethernet Subsystem Registers
www.ti.com
14.5.8.10 FLOW_CONTROL Register (offset = 24h) [reset = 1h]
FLOW_CONTROL is shown in Figure 14-193 and described in Table 14-210.
FLOW CONTROL
Figure 14-193. FLOW_CONTROL Register
31 30 29 28 27 26 25 24
Reserved
23 22 21 20 19 18 17 16
Reserved
15 14 13 12 11 10 9 8
Reserved
7 6 5 4 3 2 1 0
Reserved P2_FLOW_EN P1_FLOW_EN P0_FLOW_EN
R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 14-210. FLOW_CONTROL Register Field Descriptions
Bit Field Type Reset Description
2 P2_FLOW_EN R/W-0 0
Port 2 Receive flow control enable
1 P1_FLOW_EN R/W-0 0
Port 1 Receive flow control enable
0 P0_FLOW_EN R/W-0 0
Port 0 Receive flow control enable
1434
Ethernet Subsystem SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
