UART Registers
www.ti.com
19.5.1.9 FIFO Control Register (FCR)
The FIFO Control Register (FCR) is shown in Figure 19-42 and described in Table 19-38.
Figure 19-42. FIFO Control Register (FCR)
15 8
Reserved
R-0
7 6 5 4 3 2 1 0
RX_FIFO_TRIG TX_FIFO_TRIG DMA_MODE TX_FIFO_CLEAR RX_FIFO_CLEAR FIFO_EN
W-0 W-0 W-0 W-0 W-0 W-0
LEGEND: R = Read only; W = Write only; -n = value after reset
Table 19-38. FIFO Control Register (FCR) Field Descriptions
Bit Field Value Description
15-8 Reserved 0 Reserved.
7-6 RX_FIFO_TRIG 0-3h Sets the trigger level for the RX FIFO:
If SCR[7] = 0 and TLR[7:4] ≠ 0000, RX_FIFO_TRIG is not considered.
If SCR[7] = 1, RX_FIFO_TRIG is 2 LSB of the trigger level (1 to 63 on 6 bits) with the granularity 1.
If SCR[7] = 0 and TLR[7:4] = 0000:
0 8 characters
1h 16 characters
2h 56 characters
3h 60 characters
5-4 TX_FIFO_TRIG 0-3h Can be written only if EFR[4] = 1.
Sets the trigger space for the TX FIFO:
If SCR[6] = 0 and TLR[3:0] ≠ 0000, TX_FIFO_TRIG is not considered.
If SCR[6] = 1, TX_FIFO_TRIG is 2 LSB of the trigger space (1 to 63 on 6 bits) with a granularity of
1.
If SCR[6] = 0 and TLR[3:0] = 0000:
0 8 spaces
1h 16 spaces
2h 32 spaces
3h 56 spaces
3 DMA_MODE Can be changed only when the baud clock is not running (DLL and DLH cleared to 0).
If SCR[0] = 0, this register is considered.
0 DMA_MODE 0 (No DMA).
1 DMA_MODE 1 (UART_NDMA_REQ[0] in TX, UART_NDMA_REQ[1] in RX).
2 TX_FIFO_CLEAR 0 No change.
1 Clears the transmit FIFO and resets its counter logic to 0. Returns to 0 after clearing FIFO.
1 RX_FIFO_CLEAR 0 No change.
1 Clears the receive FIFO and resets its counter logic to 0. Returns to 0 after clearing FIFO.
0 FIFO_EN Can be changed only when the baud clock is not running (DLL and DLH cleared to 0).
0 Disables the transmit and receive FIFOs. The transmit and receive holding registers are 1-byte
FIFOs.
1 Enables the transmit and receive FIFOs. The transmit and receive holding registers are 64-byte
FIFOs.
3514
Universal Asynchronous Receiver/Transmitter (UART) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated