Multimedia Card Registers
www.ti.com
18.5.1.12 SD_RSP32 Register (offset = 214h) [reset = 0h]
SD_RSP32 is shown in Figure 18-48 and described in Table 18-31.
This 32-bit register holds bits positions [63:32] of command response type R2.
Figure 18-48. SD_RSP32 Register
31 30 29 28 27 26 25 24
RSP3
R-0h
23 22 21 20 19 18 17 16
RSP3
R-0h
15 14 13 12 11 10 9 8
RSP2
R-0h
7 6 5 4 3 2 1 0
RSP2
R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 18-31. SD_RSP32 Register Field Descriptions
Bit Field Type Reset Description
31-16 RSP3 R 0h Command Response
[63:48]
15-0 RSP2 R 0h Command Response
[47:32]
3412
Multimedia Card (MMC) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated