www.ti.com
CONTROL_MODULE Registers
9.3.27 mac_id1_lo Register (offset = 638h) [reset = 0h]
mac_id1_lo is shown in Figure 9-30 and described in Table 9-37.
Figure 9-30. mac_id1_lo Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
macaddr_7_0
R-0h
7 6 5 4 3 2 1 0
macaddr_15_8
R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 9-37. mac_id1_lo Register Field Descriptions
Bit Field Type Reset Description
31-16 Reserved R 0h
15-8 macaddr_7_0 R 0h MAC1 Address - Byte 0
Reset value is device-dependent.
7-0 macaddr_15_8 R 0h MAC1 Address - Byte 1
Reset value is device-dependent.
791
SPRUH73H–October 2011–Revised April 2013 Control Module
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated