USB Registers
www.ti.com
16.5.7.4 FDBSC1 Register (offset = 24h) [reset = 0h]
FDBSC1 is shown in Figure 16-280 and described in Table 16-294.
Figure 16-280. FDBSC1 Register
31 30 29 28 27 26 25 24
FDBQ7_STARVE_CNT
R-0
23 22 21 20 19 18 17 16
FDBQ6_STARVE_CNT
R-0
15 14 13 12 11 10 9 8
FDBQ5_STARVE_CNT
R-0
7 6 5 4 3 2 1 0
FDBQ4_STARVE_CNT
R-0
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 16-294. FDBSC1 Register Field Descriptions
Bit Field Type Reset Description
31-24 FDBQ7_STARVE_CNT R-0 0 This field increments each time the Free Descriptor/Buffer Queue 7
is read while it is empty via the CPPI DMA.
This field is cleared when read via the cpu.
23-16 FDBQ6_STARVE_CNT R-0 0 This field increments each time the Free Descriptor/Buffer Queue 6
is read while it is empty via the CPPI DMA.
This field is cleared when read via the cpu.
15-8 FDBQ5_STARVE_CNT R-0 0 This field increments each time the Free Descriptor/Buffer Queue 5
is read while it is empty via the CPPI DMA.
This field is cleared when read via the cpu.
7-0 FDBQ4_STARVE_CNT R-0 0 This field increments each time the Free Descriptor/Buffer Queue 4
is read while it is empty via the CPPI DMA.
This field is cleared when read via the cpu.
Queue_Manager_Free_Descriptor_Buffer_Starvation_Count
Register 1
2112
Universal Serial Bus (USB) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
