Texas Instruments AM335 Series Technical Reference Manual

DMTimer www.ti.com
20.1.5.4 IRQSTATUS_RAW Register (offset = 24h) [reset = 0h]
IRQSTATUS_RAW is shown in Figure 20-12 and described in Table 20-14.
Component interrupt request status. Check the corresponding secondary status register. Raw status is set
even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.
Figure 20-12. IRQSTATUS_RAW Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved TCAR_IT_FLAG OVF_IT_FLAG MAT_IT_FLAG
R-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 20-14. IRQSTATUS_RAW Register Field Descriptions
Bit Field Type Reset Description
31-3 Reserved R 0h
2 TCAR_IT_FLAG R/W 0h
IRQ status for Capture
0x0x0(W) = No action
0x0x0(R) = No event pending
0x0x1(W) = Trigger IRQ event by software
0x0x1(R) = IRQ event pending
1 OVF_IT_FLAG R/W 0h
IRQ status for Overflow
0x0x0(W) = No action
0x0x0(R) = No event pending
0x0x1(W) = Trigger IRQ event by software
0x0x1(R) = IRQ event pending
0 MAT_IT_FLAG R/W 0h
IRQ status for Match
0x0x0(W) = No action
0x0x0(R) = No event pending
0x0x1(W) = Trigger IRQ event by software
0x0x1(R) = IRQ event pending
3570
Timers SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Texas Instruments AM335 Series Specifications

General

Brand	Texas Instruments
Model	AM335 Series
Category	Computer Hardware
Language	English