www.ti.com
ELM
7.4.5.8 ELM_SYNDROME_FRAGMENT_0_i Register
The ELM_SYNDROME_FRAGMENT_0_i Register is shown in Figure 7-148 and described in Table 7-182.
Figure 7-148. ELM_SYNDROME_FRAGMENT_0_i Register
31 0
SYNDROME_0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-182. ELM_SYNDROME_FRAGMENT_0_i Register Field Descriptions
Bit Field Value Description
31-0 SYNDROME_0 0-FFFF FFFFh Syndrome bits 0 to 31.
7.4.5.9 ELM_SYNDROME_FRAGMENT_1_i Register
The ELM_SYNDROME_FRAGMENT_1_i Register is shown in Figure 7-149 and described in Table 7-183.
Figure 7-149. ELM_SYNDROME_FRAGMENT_1_i Register
31 0
SYNDROME_1
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-183. ELM_SYNDROME_FRAGMENT_1_i Register Field Descriptions
Bit Field Value Description
31-0 SYNDROME_1 0-FFFF FFFFh Syndrome bits 32 to 63.
7.4.5.10 ELM_SYNDROME_FRAGMENT_2_i Register
The ELM_SYNDROME_FRAGMENT_2_i Register is shown in Figure 7-150 and described in Table 7-184.
Figure 7-150. ELM_SYNDROME_FRAGMENT_2_i Register
31 0
SYNDROME_2
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-184. ELM_SYNDROME_FRAGMENT_2_i Register Field Descriptions
Bit Field Value Description
31-0 SYNDROME_2 0-FFFF FFFFh Syndrome bits 64 to 95.
495
SPRUH73H–October 2011–Revised April 2013 Memory Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
