Power, Reset, and Clock Management
www.ti.com
8.1.12.2.7 CM_L3_AON_CLKSTCTRL Register (offset = 18h) [reset = 1Ah]
CM_L3_AON_CLKSTCTRL is shown in Figure 8-90 and described in Table 8-98.
This register enables the domain power state transition. It controls the SW supervised clock domain state
transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the
domain.
Figure 8-90. CM_L3_AON_CLKSTCTRL Register
31 30 29 28 27 26 25 24
Reserved Reserved
R-0h R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
Reserved Reserved
R-0h R-0h
7 6 5 4 3 2 1 0
Reserved CLKACTIVITY_DEBU CLKACTIVITY_L3_A CLKACTIVITY_DBGS CLKTRCTRL
G_CLKA ON_GCLK YSCLK
R-0h R-1h R-1h R-0h R/W-2h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 8-98. CM_L3_AON_CLKSTCTRL Register Field Descriptions
Bit Field Type Reset Description
31-26 Reserved R 0h
25-11 Reserved R 0h
10-8 Reserved R 0h
7-5 Reserved R 0h
4 CLKACTIVITY_DEBUG_C R 1h
This field indicates the state of the Debugss CLKA clock in the
LKA
domain.
3 CLKACTIVITY_L3_AON_ R 1h
This field indicates the state of the L3_AON clock in the domain.
GCLK
0x0 = Inact : Corresponding clock is gated
0x1 = Act : Corresponding clock is active
2 CLKACTIVITY_DBGSYS R 0h
This field indicates the state of the Debugss sysclk clock in the
CLK
domain.
0x0 = Inact : Corresponding clock is gated
0x1 = Act : Corresponding clock is active
1-0 CLKTRCTRL R/W 2h
Controls the clock state transition of the L3 AON clock domain.
0x0 = NO_SLEEP : NO_SLEEP: Sleep transition cannot be initiated.
Wakeup transition may however occur.
0x1 = SW_SLEEP : SW_SLEEP: Start a software forced sleep
transition on the domain.
0x2 = SW_WKUP : SW_WKUP: Start a software forced wake-up
transition on the domain.
0x3 = Reserved : Reserved.
622
Power, Reset, and Clock Management (PRCM) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated