Access engine
Address decoder
ECC
External memory port interface
FIFO
Prefetch and write-
posting engine
GPMC
configuration
Interconnect port interface
Address
NAND access only
Control
Data
Address
Chip-select
configuration
Address
CS selection
Data
www.ti.com
GPMC
Figure 7-1. GPMC Block Diagram
7.1.1.3 Unsupported GPMC Features
The following module features are not supported in this device.
Table 7-1. Unsupported GPMC Features
Feature Reason
Chip Select 7 Not pinned out
32-bit devices Only 16 data lines pinned out
WAIT[3:2] Not pinned out. All CS regions must use WAIT0 or WAIT1
253
SPRUH73H–October 2011–Revised April 2013 Memory Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated