www.ti.com
Ethernet Subsystem Registers
14.5.6.37 P2_BLK_CNT Register (offset = 20Ch) [reset = 41h]
P2_BLK_CNT is shown in Figure 14-157 and described in Table 14-172.
CPSW PORT 2 FIFO BLOCK USAGE COUNT (READ ONLY)
Figure 14-157. P2_BLK_CNT Register
31 30 29 28 27 26 25 24
Reserved
23 22 21 20 19 18 17 16
Reserved
15 14 13 12 11 10 9 8
Reserved P2_TX_BLK_CNT
R-4h
7 6 5 4 3 2 1 0
P2_TX_BLK_CNT P2_RX_BLK_CNT
R-4h R-1h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 14-172. P2_BLK_CNT Register Field Descriptions
Bit Field Type Reset Description
8-4 P2_TX_BLK_CNT R 4h Port 2 Transmit Block Count Usage - This value is the number of
blocks allocated to the FIFO logical transmit queues.
3-0 P2_RX_BLK_CNT R 1h Port 2 Receive Block Count Usage - This value is the number of
blocks allocated to the FIFO logical receive queues.
1395
SPRUH73H–October 2011–Revised April 2013 Ethernet Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated