GPMC
www.ti.com
7.1.5.3 GPMC_SYSSTATUS
This register provides status information about the module, excluding the interrupt status information.
Figure 7-53. GPMC_SYSSTATUS
31 16
Reserved
R-0
15 1 0
Reserved RESETDONE
R-0 R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-57. GPMC_SYSSTATUS Field Descriptions
Bit Field Value Description
31-1 Reserved 0 Reserved
0 RESETDONE Internal reset monitoring
R0 Internal module reset in on-going
R1 Reset completed
368
Memory Subsystem SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated