Texas Instruments AM335 Series Technical Reference Manual

RTC_SS www.ti.com
20.3.5.26 RTC_SYSCONFIG Register (offset = 78h) [reset = 2h]
RTC_SYSCONFIG is shown in Figure 20-86 and described in Table 20-89.
Figure 20-86. RTC_SYSCONFIG Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved IDLEMODE
R-0h R/W-2h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 20-89. RTC_SYSCONFIG Register Field Descriptions
Bit Field Type Reset Description
31-2 Reserved R 0h
1-0 IDLEMODE R/W 2h
Configuration of the local target state management mode, By
definition target can handle read/write transaction as long as it is out
of IDLE state.
0x0 = Force-idle mode: local target's idle state follows
(acknowledges) the system's idle requests unconditionally, i.e.,
regardless of the IP module's internal requirements; Backup mode,
for debug only.
0x1 = No-idle mode: local target never enters idle state, Backup
mode, for debug only.
0x2 = Smart-idle mode: local target's state eventually follows
(acknowledges) the system's idle requests, depending on the IP
module's internal requirements, IP module shall not generate (IRQ-
or DMA-request-related) wakeup events.
0x3 = Smart-idle wakeup-capable mode: local target's idle state
eventually follows (acknowledges the system's idle requests,
depending on the IP module's internal requirements, IP module may
generate (IRQ- or DMA-request-related) wakeup events when in idle
state.
3660
Timers SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Texas Instruments AM335 Series Specifications

General

Brand	Texas Instruments
Model	AM335 Series
Category	Computer Hardware
Language	English