Texas Instruments AM335 Series Technical Reference Manual

www.ti.com Power, Reset, and Clock Management
8.1.13.4.1 PM_MPU_PWRSTCTRL Register (offset = 0h) [reset = 1FF0007h]
PM_MPU_PWRSTCTRL is shown in Figure 8-176 and described in Table 8-194.
This register controls the MPU power state to reach upon mpu domain sleep transition
Figure 8-176. PM_MPU_PWRSTCTRL Register
31 30 29 28 27 26 25 24
Reserved Reserved mpu_ram_RETState
R-0h R-0h R/W-1h
23 22 21 20 19 18 17 16
mpu_l2_RETState mpu_l1_RETState MPU_L2_ONState MPU_L1_ONState MPU_RAM_ONState
R/W-1h R/W-1h R-3h R-3h R/W-3h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved LowPowerStateChang Reserved LogicRETState PowerState
e
R-0h R/W-0h R-0h R/W-1h R/W-3h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 8-194. PM_MPU_PWRSTCTRL Register Field Descriptions
Bit Field Type Reset Description
31-26 Reserved R 0h
25 Reserved R 0h
24 mpu_ram_RETState R/W 1h
Default power domain memory(ram) retention state when power
domain is in retention
23 mpu_l2_RETState R/W 1h
Default power domain memory(L2) retention state when power
domain is in retention
22 mpu_l1_RETState R/W 1h
Default power domain memory(L1) retention state when power
domain is in retention
21-20 MPU_L2_ONState R 3h
Default power domain memory state when domain is ON.
19-18 MPU_L1_ONState R 3h
Default power domain memory state when domain is ON.
17-16 MPU_RAM_ONState R/W 3h
Default power domain memory state when domain is ON.
0x0 = Mem_off
0x2 = Reserved
0x3 = Mem_on : Memory bank is on when the domain is ON.
15-5 Reserved R 0h
4 LowPowerStateChange R/W 0h Power state change request when domain has already performed a
sleep transition.
Allows going into deeper low power state without waking up the
power domain.
0x0 = DIS : Do not request a low power state change.
0x1 = EN : Request a low power state change. This bit is
automatically cleared when the power state is effectively changed or
when power state is ON.
3 Reserved R 0h
2 LogicRETState R/W 1h
Logic state when power domain is RETENTION
0x0 = logic_off : Only retention registers are retained and remaing
logic is off when the domain is in RETENTION state.
0x1 = logic_ret : Whole logic is retained when domain is in
RETENTION state.
721
SPRUH73H–October 2011–Revised April 2013 Power, Reset, and Clock Management (PRCM)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Texas Instruments AM335 Series Specifications

General

Brand	Texas Instruments
Model	AM335 Series
Category	Computer Hardware
Language	English