EasyManuals Logo

Texas Instruments AM335 Series Technical Reference Manual

Texas Instruments AM335 Series
4161 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #603 background imageLoading...
Page #603 background image
www.ti.com
Power, Reset, and Clock Management
8.1.12.1.53 CM_PER_L4HS_CLKSTCTRL Register (offset = 11Ch) [reset = 7Ah]
CM_PER_L4HS_CLKSTCTRL is shown in Figure 8-75 and described in Table 8-82.
This register enables the domain power state transition. It controls the SW supervised clock domain state
transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the
domain.
Figure 8-75. CM_PER_L4HS_CLKSTCTRL Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved CLKACTIVITY_CPSW CLKACTIVITY_CPSW CLKACTIVITY_CPSW CLKACTIVITY_L4HS_ Reserved CLKTRCTRL
_5MHZ_GCLK _50MHZ_GCLK _250MHZ_GCLK GCLK
R-0h R-1h R-1h R-1h R-1h R-0h R/W-2h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 8-82. CM_PER_L4HS_CLKSTCTRL Register Field Descriptions
Bit Field Type Reset Description
31-7 Reserved R 0h
6 CLKACTIVITY_CPSW_5 R 1h
This field indicates the state of the CPSW_5MHZ_GCLK clock in the
MHZ_GCLK
domain.
0x0 = Inact
0x1 = Act
5 CLKACTIVITY_CPSW_50 R 1h
This field indicates the state of the CPSW_50MHZ_GCLK clock in
MHZ_GCLK
the domain.
0x0 = Inact
0x1 = Act
4 CLKACTIVITY_CPSW_25 R 1h
This field indicates the state of the CPSW_250MHZ_GCLK clock in
0MHZ_GCLK
the domain.
0x0 = Inact
0x1 = Act
3 CLKACTIVITY_L4HS_GC R 1h
This field indicates the state of the L4HS_GCLK clock in the domain.
LK
0x0 = Inact
0x1 = Act
2 Reserved R 0h
1-0 CLKTRCTRL R/W 2h
Controls the clock state transition of the L4 Fast clock domain.
0x0 = NO_SLEEP : NO_SLEEP: Sleep transition cannot be initiated.
Wakeup transition may however occur.
0x1 = SW_SLEEP : SW_SLEEP: Start a software forced sleep
transition on the domain.
0x2 = SW_WKUP : SW_WKUP: Start a software forced wake-up
transition on the domain.
0x3 = Reserved : Reserved.
603
SPRUH73HOctober 2011Revised April 2013 Power, Reset, and Clock Management (PRCM)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Table of Contents

Other manuals for Texas Instruments AM335 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments AM335 Series and is the answer not in the manual?

Texas Instruments AM335 Series Specifications

General IconGeneral
BrandTexas Instruments
ModelAM335 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals