www.ti.com
Mailbox
17.1.5.6 MESSAGE_3 Register (offset = 4Ch) [reset = 0h]
MESSAGE_3 is shown in Figure 17-8 and described in Table 17-20.
The message register stores the next to be read message of the mailbox. Reads remove the message
from the FIFO queue
Figure 17-8. MESSAGE_3 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
MESSAGEVALUEMBM
R/W-0
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 17-20. MESSAGE_3 Register Field Descriptions
Bit Field Type Reset Description
31-0 MESSAGEVALUEMBM R/W-0 0 Message in Mailbox.
The message register stores the next to be read message of the
mailbox.
Reads remove the message from the FIFO queue.
3253
SPRUH73H–October 2011–Revised April 2013 Interprocessor Communication
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated