USB Registers
www.ti.com
16.5.4.8 UTMI_INTERFACE_CNTL_2 Register (offset = 20h) [reset = 0h]
UTMI_INTERFACE_CNTL_2 is shown in Figure 16-141 and described in Table 16-152.
UTMI interface override and observe register 2
Figure 16-141. UTMI_INTERFACE_CNTL_2 Register
31 30 29 28 27 26 25 24
RXRCV RXDP RXDM HOSTDISCONNECT LINESTATE RXVALID RXVALIDH
R-0h R-0h R-0h R-0h R-0h R-0h R-0h
23 22 21 20 19 18 17 16
RXACTIVE RXERROR TXREADY UTMIRESETDONE USEBITSTUFFREG TXBITSTUFFENABLE TXBITSTUFFENABLE USETERMCONTROL
H REG
R-0h R-0h R-0h R-0h R/W-0h R/W-0h R/W-0h R/W-0h
15 14 13 12 11 10 9 8
TERMSEL DPPULLDOWN DMPULLDOWN Reserved USEREGSERIALMO TXSE0
DE
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
7 6 5 4 3 2 1 0
TXDAT FSLSSERIALMODE TXENABLEN Reserved sig_bypass_suspend
mpulse_incr
R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 16-152. UTMI_INTERFACE_CNTL_2 Register Field Descriptions
Bit Field Type Reset Description
31 RXRCV R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is
on.Read value is valid only if VDDLDO is on.
30 RXDP R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
29 RXDM R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
28 HOSTDISCONNECT R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
27-26 LINESTATE R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
25 RXVALID R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
24 RXVALIDH R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
23 RXACTIVE R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
22 RXERROR R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
21 TXREADY R 0h
Read for UTMI signal.Read value is valid only if VDDLDO is on.
20 UTMIRESETDONE R 0h
Read for UTMIRESETDONE signal
19 USEBITSTUFFREG R/W 0h When set to 1 use bits
18-17 from register instead of interface
18 TXBITSTUFFENABLE R/W 0h
Override value for signal TXBITSTUFFENABLE
17 TXBITSTUFFENABLEH R/W 0h
Override value for pin TXBITSTUFFENABLE
16 USETERMCONTROLRE R/W 0h -When set to 1 use bits
G 15-13 from register instead of interface
15 TERMSEL R/W 0h
Override value for signal TERMSEL
14 DPPULLDOWN R/W 0h
Override value for signal DPPULLDOWN
13 DMPULLDOWN R/W 0h
Override value for signal DMPULLDOWN
12-10 Reserved R/W 0h
9 USEREGSERIALMODE R/W 0h When set to 1 use bits
8-5 from register instead of interface
8 TXSE0 R/W 0h
Override value for signal TXSE0
1912
Universal Serial Bus (USB) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated