www.ti.com
Touchscreen Controller Registers
12.5 Touchscreen Controller Registers
12.5.1 TSC_ADC_SS Registers
Table 12-4 lists the memory-mapped registers for the TSC_ADC_SS. All register offset addresses not
listed in Table 12-4 should be considered as reserved locations and the register contents should not be
modified.
Table 12-4. TSC_ADC_SS REGISTERS
Offset Acronym Register Name Section
0h REVISION Section 12.5.1.1
10h SYSCONFIG Section 12.5.1.2
24h IRQSTATUS_RAW Section 12.5.1.3
28h IRQSTATUS Section 12.5.1.4
2Ch IRQENABLE_SET Section 12.5.1.5
30h IRQENABLE_CLR Section 12.5.1.6
34h IRQWAKEUP Section 12.5.1.7
38h DMAENABLE_SET Section 12.5.1.8
3Ch DMAENABLE_CLR Section 12.5.1.9
40h CTRL Section 12.5.1.10
44h ADCSTAT Section 12.5.1.11
48h ADCRANGE Section 12.5.1.12
4Ch ADC_CLKDIV Section 12.5.1.13
50h ADC_MISC Section 12.5.1.14
54h STEPENABLE Section 12.5.1.15
58h IDLECONFIG Section 12.5.1.16
5Ch TS_CHARGE_STEPCONFIG Section 12.5.1.17
60h TS_CHARGE_DELAY Section 12.5.1.18
64h STEPCONFIG1 Section 12.5.1.19
68h STEPDELAY1 Section 12.5.1.20
6Ch STEPCONFIG2 Section 12.5.1.21
70h STEPDELAY2 Section 12.5.1.22
74h STEPCONFIG3 Section 12.5.1.23
78h STEPDELAY3 Section 12.5.1.24
7Ch STEPCONFIG4 Section 12.5.1.25
80h STEPDELAY4 Section 12.5.1.26
84h STEPCONFIG5 Section 12.5.1.27
88h STEPDELAY5 Section 12.5.1.28
8Ch STEPCONFIG6 Section 12.5.1.29
90h STEPDELAY6 Section 12.5.1.30
94h STEPCONFIG7 Section 12.5.1.31
98h STEPDELAY7 Section 12.5.1.32
9Ch STEPCONFIG8 Section 12.5.1.33
A0h STEPDELAY8 Section 12.5.1.34
A4h STEPCONFIG9 Section 12.5.1.35
A8h STEPDELAY9 Section 12.5.1.36
ACh STEPCONFIG10 Section 12.5.1.37
B0h STEPDELAY10 Section 12.5.1.38
B4h STEPCONFIG11 Section 12.5.1.39
B8h STEPDELAY11 Section 12.5.1.40
BCh STEPCONFIG12 Section 12.5.1.41
1033
SPRUH73H–October 2011–Revised April 2013 Touchscreen Controller
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated