UART Registers
www.ti.com
19.5.1.50 ISR2 Register
The ISR2 register displays the status of RX/TX FIFOs empty corresponding interrupts. The ISR2 register
(ISR2) is shown in Figure 19-79 and described in Table 19-78.
Figure 19-83. ISR2 Register
31 1 0
Reserved TXFIFO_EMPT RXFIFO_EMPT
Y_STS Y_STS
R-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 19-82. ISR2 Register Field Descriptions
Bit Field Value Description
31-2 Reserved 0 Reserved.
1 TXFIFO_EMPTY_ 0 TXFIFO_EMPTY interrupt not pending.
STS
1 TXFIFO_EMPTY interrupt pending.
0 RXFIFO_EMPTY 0 RXFIFO_EMPTY interrupt not pending.
_STS
1 RXFIFO_EMPTY interrupt pending.
3546
Universal Asynchronous Receiver/Transmitter (UART) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated