www.ti.com
GPMC
7.1.5.35 GPMC_BCH_RESULT5_i
Figure 7-85. GPMC_BCH_RESULT5_i
31 0
BCH_RESULT5_i
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-89. GPMC_BCH_RESULT5_i Field Descriptions
Bit Field Value Description
31-0 BCH_RESULT5_i 0-FFFF FFFFh BCH ECC result, bits 160 to 191
7.1.5.36 GPMC_BCH_RESULT6_i
Figure 7-86. GPMC_BCH_RESULT6_i
31 0
BCH_RESULT6_i
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-90. GPMC_BCH_RESULT6_i Field Descriptions
Bit Field Value Description
31-0 BCH_RESULT6_i 0-FFFF FFFFh BCH ECC result, bits 192 to 207
397
SPRUH73H–October 2011–Revised April 2013 Memory Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
