Power, Reset, and Clock Management
www.ti.com
8.1.13.3.3 PM_WKUP_PWRSTST Register (offset = 8h) [reset = 60004h]
PM_WKUP_PWRSTST is shown in Figure 8-174 and described in Table 8-191.
This register provides a status on the current WKUP power domain state. [warm reset insensitive]
Figure 8-174. PM_WKUP_PWRSTST Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved Reserved InTransition Reserved Debugss_mem_statest Reserved
R-0h R-0h R-0h R-0h R-3h R-0h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved LogicStateSt Reserved
R-0h R-1h R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 8-191. PM_WKUP_PWRSTST Register Field Descriptions
Bit Field Type Reset Description
31-23 Reserved R 0h
22-21 Reserved R 0h
20 InTransition R 0h
Domain transition status
0x0 = No : No on-going transition on power domain
0x1 = Ongoing : Power domain transition is in progress.
19 Reserved R 0h
18-17 Debugss_mem_statest R 3h
WKUP domain memory state status
0x0 = Mem_off : Memory is OFF
0x2 = Reserved : Reserved
0x3 = Mem_on : Memory is ON
16-3 Reserved R 0h
2 LogicStateSt R 1h
Logic state status
0x0 = OFF : Logic in domain is OFF
0x1 = ON : Logic in domain is ON
1-0 Reserved R 0h
718
Power, Reset, and Clock Management (PRCM) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
