Functional Description
www.ti.com
Table 19-23. IrDA Mode Register Overview
(1) (2)
(continued)
Address Registers
Offset
Configuration Mode A Configuration Mode B Operational Mode
Read Write Read Write Read Write
0x038 – – – – UART_BLR UART_BLR
0x03C – – – – UART_ACREG UART_ACREG
0x040 UART_SCR UART_SCR UART_SCR UART_SCR UART_SCR UART_SCR
0x044 UART_SSR – UART_SSR – UART_SSR –
0x048 – – – – UART_EBLR UART_EBLR
0x050 UART_MVR – UART_MVR – UART_MVR –
0x054 UART_SYSC UART_SYSC UART_SYSC UART_SYSC UART_SYSC UART_SYSC
0x058 UART_SYSS – UART_SYSS – UART_SYSS –
0x05C UART_WER[6: UART_WER[6:4 UART_WER[6:4] UART_WER[6:4] UART_WER[6:4] UART_WER[6:
4] ] 4]
0x060 – – – – – –
0x064 UART_RXFIFO UART_RXFIFO_ UART_RXFIFO_LVL UART_RXFIFO_L UART_RXFIFO_LV UART_RXFIFO
_LVL LVL VL L _LVL
0x068 UART_TXFIFO UART_TXFIFO_ UART_TXFIFO_LVL UART_TXFIFO_L UART_TXFIFO_LV UART_TXFIFO
_LVL LVL VL L _LVL
0x06C UART_IER2 UART_IER2 UART_IER2 UART_IER2 UART_IER2 UART_IER2
0x070 UART_ISR2 UART_ISR2 UART_ISR2 UART_ISR2 UART_ISR2 UART_ISR2
0x074 UART_FREQ_ UART_FREQ_S UART_FREQ_SEL UART_FREQ_SE UART_FREQ_SEL UART_FREQ_
SEL EL L SEL
0x080 UART_MDR3 UART_MDR3 UART_MDR3 UART_MDR3 UART_MDR3 UART_MDR3
0x084 UART_TX_DM UART_TX_DMA UART_TX_DMA_TH UART_TX_DMA_ UART_TX_DMA_T UART_TX_DM
A_THRESHOL _THRESHOLD RESHOLD THRESHOLD HRESHOLD A_THRESHOL
D D
19.3.7.2.3 Registers Available for the CIR Function
Only the registers listed in Table 19-24 are used for the CIR function.
Table 19-24. CIR Mode Register Overview
(1) (2)
Address Registers
Offset
Configuration Mode A Configuration Mode B Operational Mode
Read Write Read Write Read Write
0x000 UART_DLL UART_DLL UART_DLL UART_DLL – UART_THR
0x004 UART_DLH UART_DLH UART_DLH UART_DLH UART_IER(CIR) UART_IER(CI
R)
0x008 UART_IIR UART_FCR UART_EFR UART_EFR UART_IIR(CIR) UART_FCR(CI
R)
0x00C UART_LCR UART_LCR[7] UART_LCR[7] UART_LCR[7] UART_LCR[7] UART_LCR[7]
0x010 – – – – – –
0x014 UART_LSR(IrD – – – UART_LSR(IrDA) –
A)
0x018 UART_MSR/U UART_TCR UART_TCR UART_TCR UART_MSR/UART UART_TCR
ART_TCR _TCR
0x01C UART_TLR/UA UART_TLR/UA UART_TLR UART_TLR UART_TLR/UART_ UART_TLR/UA
RT_SPR RT_SPR SPR RT_SPR
(1)
REGISTER_NAME(UART) notation indicates that the register exists for other functions (IrDA or CIR), but fields have different
meanings for other functions.
(2)
REGISTER_NAME[m:n] notation indicates that only register bits numbered m to n apply to the UART function.
3472
Universal Asynchronous Receiver/Transmitter (UART) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
