www.ti.com
USB Registers
16.5.4.14 USB2PHYCM_CONFIG Register (offset = 3Ch) [reset = 0h]
USB2PHYCM_CONFIG is shown in Figure 16-147 and described in Table 16-158.
Config and status register for the USB2PHYCM and LDO
Figure 16-147. USB2PHYCM_CONFIG Register
31 30 29 28 27 26 25 24
CONFIGURECM
R/W-0h
23 22 21 20 19 18 17 16
CMSTATUS LDOCONFIG
R-0h R/W-0h
15 14 13 12 11 10 9 8
LDOCONFIG
R/W-0h
7 6 5 4 3 2 1 0
LDOCONFIG LDOSTATUS
R/W-0h R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 16-158. USB2PHYCM_CONFIG Register Field Descriptions
Bit Field Type Reset Description
31-24 CONFIGURECM R/W 0h Connects to the CONFIGURECM pins.
see DFT spec for details.
23-18 CMSTATUS R 0h Reads the CMSTATUS bits.
see DFT spec for details.
17-2 LDOCONFIG R/W 0h The LDOCONFIG bit settings.
See DFT spec for details.
1-0 LDOSTATUS R 0h Reads the LDOSTATUS bits.
see DFT spec for details.
1919
SPRUH73H–October 2011–Revised April 2013 Universal Serial Bus (USB)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
