EasyManuals Logo

Texas Instruments AM335 Series Technical Reference Manual

Texas Instruments AM335 Series
4161 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #3852 background imageLoading...
Page #3852 background image
McASP Registers
www.ti.com
22.4.1.16 Receive Frame Sync Control Register (AFSRCTL)
The receive frame sync control register (AFSRCTL) configures the receive frame sync (AFSR). The
AFSRCTL is shown in Figure 22-54 and described in Table 22-27.
Figure 22-54. Receive Frame Sync Control Register (AFSRCTL)
31 16
Reserved
R-0
15 7 6 5 4 3 2 1 0
RMOD Reserved FRWID Reserved FSRM FSRP
R/W-0 R-0 R/W-0 R-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 22-27. Receive Frame Sync Control Register (AFSRCTL) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 Reserved. The reserved bit location always returns the default value. A value written to this field
has no effect. If writing to this field, always write the default value for future device compatibility.
15-7 RMOD 0-1FFh Receive frame sync mode select bits.
0 Burst mode.
1h Reserved.
2h-20h 2-slot TDM (I2S mode) to 32-slot TDM.
21h-17Fh Reserved.
180h 384-slot TDM (external DIR IC inputting 384-slot DIR frames to McASP over I2S interface).
181h-1FFh Reserved.
6-5 Reserved 0 Reserved. The reserved bit location always returns the default value. A value written to this field
has no effect. If writing to this field, always write the default value for future device compatibility.
4 FRWID Receive frame sync width select bit indicates the width of the receive frame sync (AFSR) during its
active period.
0 Single bit.
1 Single word.
3-2 Reserved 0 Reserved. The reserved bit location always returns the default value. A value written to this field
has no effect. If writing to this field, always write the default value for future device compatibility.
1 FSRM Receive frame sync generation select bit.
0 Externally-generated receive frame sync.
1 Internally-generated receive frame sync.
0 FSRP Receive frame sync polarity select bit.
0 A rising edge on receive frame sync (AFSR) indicates the beginning of a frame.
1 A falling edge on receive frame sync (AFSR) indicates the beginning of a frame.
3852
Multichannel Audio Serial Port (McASP) SPRUH73HOctober 2011Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated

Table of Contents

Other manuals for Texas Instruments AM335 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments AM335 Series and is the answer not in the manual?

Texas Instruments AM335 Series Specifications

General IconGeneral
BrandTexas Instruments
ModelAM335 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals