USB Registers
www.ti.com
16.5.1.41 IRQFRAMEENABLE0 Register (offset = 240h) [reset = 0h]
IRQFRAMEENABLE0 is shown in Figure 16-62 and described in Table 16-70.
Figure 16-62. IRQFRAMEENABLE0 Register
31 30 29 28 27 26 25 24
FRAME_EN_RX0_15 Reserved
R/W-0h
23 22 21 20 19 18 17 16
Reserved FRAME_EN_RX0_1 Reserved
R/W-0h
15 14 13 12 11 10 9 8
FRAME_EN_TX0_15 Reserved
R/W-0h
7 6 5 4 3 2 1 0
Reserved FRAME_EN_TX0_1 Reserved
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 16-70. IRQFRAMEENABLE0 Register Field Descriptions
Bit Field Type Reset Description
31 FRAME_EN_RX0_15 R/W 0h FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint
15.
...
...
...
...
...
17 FRAME_EN_RX0_1 R/W 0h FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint
1.
15 FRAME_EN_TX0_15 R/W 0h FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint
15.
...
...
...
...
...
1 FRAME_EN_TX0_1 R/W 0h FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint
1.
1802
Universal Serial Bus (USB) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
