Enhanced Capture (eCAP) Module
www.ti.com
15.3.4.1.4 CAP2 Register (offset = Ch) [reset = 0h]
CAP2 is shown in Figure 15-119 and described in Table 15-112.
Figure 15-119. CAP2 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
CAP2
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 15-112. CAP2 Register Field Descriptions
Bit Field Type Reset Description
31-0 CAP2 R/W 0h This register can be loaded (written) by: (a) Time-Stamp (that is,
counter value) during a capture event.
(b) Software may be useful for test purposes.
(c) APRD active register when used in APWM mode.
1638
Pulse-Width Modulation Subsystem (PWMSS) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
