www.ti.com
Multimedia Card Registers
18.5.1.11 SD_RSP10 Register (offset = 210h) [reset = 0h]
SD_RSP10 is shown in Figure 18-47 and described in Table 18-30.
This 32-bit register holds bits positions [31:0] of command response type R1, R1b, R2, R3, R4, R5, R5b,
or R6.
Figure 18-47. SD_RSP10 Register
31 30 29 28 27 26 25 24
RSP1
R-0h
23 22 21 20 19 18 17 16
RSP1
R-0h
15 14 13 12 11 10 9 8
RSP0
R-0h
7 6 5 4 3 2 1 0
RSP0
R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 18-30. SD_RSP10 Register Field Descriptions
Bit Field Type Reset Description
31-16 RSP1 R 0h Command Response
[31:16]
15-0 RSP0 R 0h Command Response
[15:0]
3411
SPRUH73H–October 2011–Revised April 2013 Multimedia Card (MMC)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
