www.ti.com
Power, Reset, and Clock Management
8.1.12.2.34 CM_DIV_M5_DPLL_CORE Register (offset = 84h) [reset = 4h]
CM_DIV_M5_DPLL_CORE is shown in Figure 8-117 and described in Table 8-125.
This register provides controls over the CLKOUT2 o/p of the HSDIVIDER.
Figure 8-117. CM_DIV_M5_DPLL_CORE Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved
R-0h
15 14 13 12 11 10 9 8
Reserved HSDIVIDER_CLKOUT Reserved ST_HSDIVIDER_CLK HSDIVIDER_CLKOUT
2_PWDN OUT2 2_GATE_CTRL
R-0h R/W-0h R-0h R-0h R/W-0h
7 6 5 4 3 2 1 0
Reserved HSDIVIDER_CLKOUT HSDIVIDER_CLKOUT2_DIV
2_DIVCHACK
R-0h R-0h R/W-4h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 8-125. CM_DIV_M5_DPLL_CORE Register Field Descriptions
Bit Field Type Reset Description
31-13 Reserved R 0h
12 HSDIVIDER_CLKOUT2_P R/W 0h
Automatic power down for HSDIVIDER M5 divider and hence
WDN
CLKOUT2 output when the o/p clock is gated.
0x0 = ALWAYS_ACTIVE : Keep M5 divider powered on even when
CLKOUT2 is gated.
0x1 = AUTO_PWDN : Automatically power down M5 divider when
CLKOUT2 is gated.
11-10 Reserved R 0h
9 ST_HSDIVIDER_CLKOU R 0h
HSDIVIDER CLKOUT2 status
T2
0x0 = CLK_ENABLED : The clock output is enabled
0x1 = CLK_GATED : The clock output is gated
8 HSDIVIDER_CLKOUT2_ R/W 0h
Control gating of HSDIVIDER CLKOUT2
GATE_CTRL
0x0 = CLK_AUTOGATE : Automatically gate this clock when there is
no dependency for it
0x1 = CLK_ENABLE : Force this clock to stay enabled even if there
is no request
7-6 Reserved R 0h
5 HSDIVIDER_CLKOUT2_ R 0h
Toggle on this status bit after changing HSDIVIDER_CLKOUT2_DIV
DIVCHACK
indicates that the change in divider value has taken effect
4-0 HSDIVIDER_CLKOUT2_ R/W 4h DPLL post-divider factor, M5, for internal clock generation.
DIV Divide values from 1 to 31.
649
SPRUH73H–October 2011–Revised April 2013 Power, Reset, and Clock Management (PRCM)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
