www.ti.com
Ethernet Subsystem Registers
14.5.8.1 ID_VER Register (offset = 0h) [reset = 190112h]
ID_VER is shown in Figure 14-184 and described in Table 14-201.
ID VERSION REGISTER
Figure 14-184. ID_VER Register
31 30 29 28 27 26 25 24
CPSW_3G_IDENT
R-0
23 22 21 20 19 18 17 16
CPSW_3G_IDENT
R-0
15 14 13 12 11 10 9 8
CPSW_3G_RTL_VER CPSW_3G_MAJ_VER
R-0 R-0
7 6 5 4 3 2 1 0
CPSW_3G_MINOR_VER
R-0
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 14-201. ID_VER Register Field Descriptions
Bit Field Type Reset Description
31-16 CPSW_3G_IDENT R-0 0
3G Identification Value
15-11 CPSW_3G_RTL_VER R-0 0
3G RTL Version Value
10-8 CPSW_3G_MAJ_VER R-0 0
3G Major Version Value
7-0 CPSW_3G_MINOR_VER R-0 0
3G Minor Version Value
1425
SPRUH73H–October 2011–Revised April 2013 Ethernet Subsystem
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
