Power, Reset, and Clock Management
www.ti.com
8.1.13.7.3 PM_GFX_PWRSTST Register (offset = 10h) [reset = 17h]
PM_GFX_PWRSTST is shown in Figure 8-191 and described in Table 8-212.
This register provides a status on the current GFX power domain state. [warm reset insensitive]
Figure 8-191. PM_GFX_PWRSTST Register
31 30 29 28 27 26 25 24
Reserved
R-0h
23 22 21 20 19 18 17 16
Reserved InTransition Reserved
R-0h R-0h R-0h
15 14 13 12 11 10 9 8
Reserved
R-0h
7 6 5 4 3 2 1 0
Reserved GFX_MEM_StateSt Reserved LogicStateSt PowerStateSt
R-0h R-1h R-0h R-1h R-3h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
Table 8-212. PM_GFX_PWRSTST Register Field Descriptions
Bit Field Type Reset Description
31-21 Reserved R 0h
20 InTransition R 0h
Domain transition status
0x0 = No : No on-going transition on power domain
0x1 = Ongoing : Power domain transition is in progress.
19-6 Reserved R 0h
5-4 GFX_MEM_StateSt R 1h
GFX memory state status
0x0 = Mem_off : Memory is OFF
0x2 = Reserved : Reserved
0x3 = Mem_on : Memory is ON
3 Reserved R 0h
2 LogicStateSt R 1h
Logic state status
0x0 = OFF : Logic in domain is OFF
0x1 = ON : Logic in domain is ON
1-0 PowerStateSt R 3h
Current Power State Status
0x0 = OFF : OFF State [warm reset insensitive]
0x1 = RET
0x3 = ON : ON State [warm reset insensitive]
742
Power, Reset, and Clock Management (PRCM) SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
