www.ti.com
19-12. IrDA Mode Interrupts................................................................................................... 3457
19-13. CIR Mode Interrupts.................................................................................................... 3458
19-14. TX FIFO Trigger Level Setting Summary ........................................................................... 3460
19-15. RX FIFO Trigger Level Setting Summary ........................................................................... 3460
19-16. UART/IrDA/CIR Register Access Mode Programming (Using UART_LCR).................................... 3468
19-17. Subconfiguration Mode A Summary ................................................................................. 3468
19-18. Subconfiguration Mode B Summary ................................................................................. 3468
19-19. Suboperational Mode Summary...................................................................................... 3468
19-20. UART/IrDA/CIR Register Access Mode Overview ................................................................. 3468
19-21. UART Mode Selection ................................................................................................. 3470
19-22. UART Mode Register Overview ..................................................................................... 3470
19-23. IrDA Mode Register Overview ....................................................................................... 3471
19-24. CIR Mode Register Overview ........................................................................................ 3472
19-25. UART Baud Rate Settings (48-MHz Clock)......................................................................... 3475
19-26. UART Parity Bit Encoding............................................................................................. 3475
19-27. UART_EFR[3:0] Software Flow Control Options................................................................... 3477
19-28. IrDA Baud Rate Settings .............................................................................................. 3486
19-29. UART Registers ........................................................................................................ 3505
19-30. Receiver Holding Register (RHR) Field Descriptions.............................................................. 3507
19-31. Transmit Holding Register (THR) Field Descriptions .............................................................. 3507
19-32. UART Interrupt Enable Register (IER) Field Descriptions ........................................................ 3508
19-33. IrDA Interrupt Enable Register (IER) Field Descriptions .......................................................... 3509
19-34. CIR Interrupt Enable Register (IER) Field Descriptions ........................................................... 3510
19-35. UART Interrupt Identification Register (IIR) Field Descriptions................................................... 3511
19-36. IrDA Interrupt Identification Register (IIR) Field Descriptions..................................................... 3512
19-37. CIR Interrupt Identification Register (IIR) Field Descriptions ..................................................... 3513
19-38. FIFO Control Register (FCR) Field Descriptions ................................................................... 3514
19-39. Line Control Register (LCR) Field Descriptions .................................................................... 3515
19-40. Modem Control Register (MCR) Field Descriptions................................................................ 3516
19-41. UART Line Status Register (LSR) Field Descriptions ............................................................. 3517
19-42. IrDA Line Status Register (LSR) Field Descriptions ............................................................... 3518
19-43. CIR Line Status Register (LSR) Field Descriptions................................................................ 3519
19-44. Modem Status Register (MSR) Field Descriptions................................................................. 3520
19-45. Transmission Control Register (TCR) Field Descriptions ......................................................... 3521
19-46. Scratchpad Register (SPR) Field Descriptions ..................................................................... 3521
19-47. Trigger Level Register (TLR) Field Descriptions ................................................................... 3522
19-48. RX FIFO Trigger Level Setting Summary .......................................................................... 3522
19-49. TX FIFO Trigger Space Setting Summary ......................................................................... 3522
19-50. Mode Definition Register 1 (MDR1) Field Descriptions ........................................................... 3523
19-51. Mode Definition Register 2 (MDR2) Field Descriptions ........................................................... 3524
19-52. Status FIFO Line Status Register (SFLSR) Field Descriptions................................................... 3525
19-53. RESUME Register Field Descriptions ............................................................................... 3525
19-54. Status FIFO Register Low (SFREGL) Field Descriptions ......................................................... 3526
19-55. Status FIFO Register High (SFREGH) Field Descriptions ........................................................ 3526
19-56. BOF Control Register (BLR) Field Descriptions.................................................................... 3527
19-57. Auxiliary Control Register (ACREG) Field Descriptions........................................................... 3528
19-58. Supplementary Control Register (SCR) Field Descriptions....................................................... 3529
19-59. Supplementary Status Register (SSR) Field Descriptions ........................................................ 3530
19-60. BOF Length Register (EBLR) Field Descriptions................................................................... 3531
139
SPRUH73H–October 2011–Revised April 2013 List of Tables
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated