www.ti.com
Enhanced PWM (ePWM) Module
Table 15-48. EPWM1 Initialization for Figure 15-60
Register Bit Value Comments
TBPRD TBPRD 600 (258h) Period = 1200 TBCLK counts
TBPHS TBPHS 0 Clear Phase Register to 0
TBCTL CTRMODE TB_UPDOWN
PHSEN TB_DISABLE Phase loading disabled
PRDLD TB_SHADOW
SYNCOSEL TB_CTR_ZERO Sync down-stream module
CMPCTL SHDWAMODE CC_SHADOW
SHDWBMODE CC_SHADOW
LOADAMODE CC_CTR_ZERO Load on CTR = 0
LOADBMODE CC_CTR_ZERO Load on CTR = 0
AQCTLA ZRO AQ_SET Set actions for EPWM1A
CAU AQ_CLEAR
AQCTLB ZRO AQ_CLEAR Set actions for EPWM1B
CAD AQ_SET
Table 15-49. EPWM2 Initialization for Figure 15-60
Register Bit Value Comments
TBPRD TBPRD 600 (258h) Period = 1200 TBCLK counts
TBPHS TBPHS 0 Clear Phase Register to 0
TBCTL CTRMODE TB_UPDOWN
PHSEN TB_ENABLE Phase loading enabled
PRDLD TB_SHADOW
SYNCOSEL TB_SYNC_IN Sync flow-through
CMPCTL SHDWAMODE CC_SHADOW
SHDWBMODE CC_SHADOW
LOADAMODE CC_CTR_ZERO Load on CTR = 0
LOADBMODE CC_CTR_ZERO Load on CTR = 0
AQCTLA ZRO AQ_SET Set actions for EPWM2A
CAU AQ_CLEAR
AQCTLB ZRO AQ_CLEAR Set actions for EPWM2B
CAD AQ_SET
Example 15-5. Code Snippet for Configuration in Figure 15-60
// Run Time (Note: Example execution of one run-time instance)
//===========================================================
EPwm1Regs.CMPA.half.CMPA = 400; // adjust duty for output EPWM1A
EPwm1Regs.CMPB = 200; // adjust duty for output EPWM1B
EPwm2Regs.CMPA.half.CMPA = 500; // adjust duty for output EPWM2A
EPwm2Regs.CMPB = 250; // adjust duty for output EPWM2B
1567
SPRUH73H–October 2011–Revised April 2013 Pulse-Width Modulation Subsystem (PWMSS)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
