www.ti.com
DMTimer 1ms
Table 20-46. TWPS Register Field Descriptions (continued)
Bit Field Type Reset Description
0 W_PEND_TCLR R 0h
Write pending for register TCLR
0 = CLR_nPend : No Control Register write pending
1 = CLR_Pend : Control Register write pending
3611
SPRUH73H–October 2011–Revised April 2013 Timers
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated