GPMC
www.ti.com
Table 7-53. NOR Interface Bus Operations Summary (continued)
Bus Operation CLK ADVn CSn OEn WEn WAIT DQ[15:0]
Output disable x x L H H Asserted High-Z
Standby x x H x x High-Z High-Z
364
Memory Subsystem SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated