www.ti.com
23.4.51 IF3UPD12 Register (offset = 160h) [reset = 0h] ........................................................ 3985
23.4.52 IF3UPD34 Register (offset = 164h) [reset = 0h] ........................................................ 3986
23.4.53 IF3UPD56 Register (offset = 168h) [reset = 0h] ........................................................ 3987
23.4.54 IF3UPD78 Register (offset = 16Ch) [reset = 0h] ........................................................ 3988
23.4.55 TIOC Register (offset = 1E0h) [reset = 0h] .............................................................. 3989
23.4.56 RIOC Register (offset = 1E4h) [reset = 0h] .............................................................. 3991
24 Multichannel Serial Port Interface (McSPI) ......................................................................... 3993
24.1 Introduction .............................................................................................................. 3994
24.1.1 McSPI Features .............................................................................................. 3994
24.1.2 Unsupported McSPI Features .............................................................................. 3994
24.2 Integration ............................................................................................................... 3995
24.2.1 McSPI Connectivity Attributes .............................................................................. 3996
24.2.2 McSPI Clock and Reset Management ..................................................................... 3996
24.2.3 McSPI Pin List ................................................................................................ 3996
24.3 Functional Description ................................................................................................. 3997
24.3.1 SPI Transmission ............................................................................................. 3997
24.3.2 Master Mode .................................................................................................. 4004
24.3.3 Slave Mode .................................................................................................... 4022
24.3.4 Interrupts ...................................................................................................... 4026
24.3.5 DMA Requests ................................................................................................ 4027
24.3.6 Emulation Mode .............................................................................................. 4028
24.3.7 Power Saving Management ................................................................................. 4029
24.3.8 System Test Mode ........................................................................................... 4030
24.3.9 Reset ........................................................................................................... 4030
24.3.10 Access to Data Registers .................................................................................. 4031
24.3.11 Programming Aid ........................................................................................... 4031
24.3.12 Interrupt and DMA Events ................................................................................. 4032
24.4 McSPI Registers ........................................................................................................ 4032
24.4.1 SPI Registers ................................................................................................. 4032
25 General-Purpose Input/Output ......................................................................................... 4056
25.1 Introduction .............................................................................................................. 4057
25.1.1 Purpose of the Peripheral ................................................................................... 4057
25.1.2 GPIO Features ................................................................................................ 4057
25.1.3 Unsupported GPIO Features ............................................................................... 4057
25.2 Integration ............................................................................................................... 4058
25.2.1 GPIO Connectivity Attributes ............................................................................... 4058
25.2.2 GPIO Clock and Reset Management ...................................................................... 4059
25.2.3 GPIO Pin List ................................................................................................. 4060
25.3 Functional Description ................................................................................................. 4061
25.3.1 Operating Modes ............................................................................................. 4061
25.3.2 Clocking and Reset Strategy ................................................................................ 4061
25.3.3 Interrupt Features ............................................................................................ 4062
25.3.4 General-Purpose Interface Basic Programming Model ................................................. 4064
25.4 GPIO Registers ......................................................................................................... 4068
25.4.1 GPIO Registers ............................................................................................... 4068
26 Initialization ................................................................................................................... 4095
26.1 Functional Description ................................................................................................. 4096
26.1.1 Architecture ................................................................................................... 4096
26.1.2 Functionality ................................................................................................... 4096
26.1.3 Memory Map .................................................................................................. 4097
26.1.4 Start-up and Configuration .................................................................................. 4101
26.1.5 Booting ......................................................................................................... 4103
26.1.6 Fast External Booting ........................................................................................ 4112
14
Contents SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated