www.ti.com
23.3.18 Message RAM ............................................................................................... 3917
23.3.19 GIO Support ................................................................................................. 3922
23.4 DCAN Registers ........................................................................................................ 3922
23.4.1 CTL Register (offset = 00h) [reset = 1401h] .............................................................. 3924
23.4.2 ES Register (offset = 04h) [reset = 6Fh] .................................................................. 3927
23.4.3 ERRC Register (offset = 08h) [reset = 0h] ................................................................ 3929
23.4.4 BTR Register (offset = 0Ch) [reset = 2301h] ............................................................. 3930
23.4.5 INT Register (offset = 10h) [reset = 0h] ................................................................... 3931
23.4.6 TEST Register (offset = 14h) [reset = 0h] ................................................................. 3932
23.4.7 PERR Register (offset = 1Ch) [reset = 0h] ................................................................ 3933
23.4.8 ABOTR Register (offset = 80h) [reset = 0h] .............................................................. 3934
23.4.9 TXRQ_X Register (offset = 84h) [reset = 0h] ............................................................. 3935
23.4.10 TXRQ12 Register (offset = 88h) [reset = 0h] ............................................................ 3936
23.4.11 TXRQ34 Register (offset = 8Ch) [reset = 0h] ........................................................... 3937
23.4.12 TXRQ56 Register (offset = 90h) [reset = 0h] ............................................................ 3938
23.4.13 TXRQ78 Register (offset = 94h) [reset = 0h] ............................................................ 3939
23.4.14 NWDAT_X Register (offset = 98h) [reset = 0h] ......................................................... 3940
23.4.15 NWDAT12 Register (offset = 9Ch) [reset = 0h] ......................................................... 3941
23.4.16 NWDAT34 Register (offset = A0h) [reset = 0h] ......................................................... 3942
23.4.17 NWDAT56 Register (offset = A4h) [reset = 0h] ......................................................... 3943
23.4.18 NWDAT78 Register (offset = A8h) [reset = 0h] ......................................................... 3944
23.4.19 INTPND_X Register (offset = ACh) [reset = 0h] ........................................................ 3945
23.4.20 INTPND12 Register (offset = B0h) [reset = 0h] ......................................................... 3946
23.4.21 INTPND34 Register (offset = B4h) [reset = 0h] ......................................................... 3947
23.4.22 INTPND56 Register (offset = B8h) [reset = 0h] ......................................................... 3948
23.4.23 INTPND78 Register (offset = BCh) [reset = 0h] ........................................................ 3949
23.4.24 MSGVAL_X Register (offset = C0h) [reset = 0h] ....................................................... 3950
23.4.25 MSGVAL12 Register (offset = C4h) [reset = 0h] ....................................................... 3951
23.4.26 MSGVAL34 Register (offset = C8h) [reset = 0h] ....................................................... 3952
23.4.27 MSGVAL56 Register (offset = CCh) [reset = 0h] ....................................................... 3953
23.4.28 MSGVAL78 Register (offset = D0h) [reset = 0h] ....................................................... 3954
23.4.29 INTMUX12 Register (offset = D8h) [reset = 0h] ........................................................ 3955
23.4.30 INTMUX34 Register (offset = DCh) [reset = 0h] ........................................................ 3956
23.4.31 INTMUX56 Register (offset = E0h) [reset = 0h] ........................................................ 3957
23.4.32 INTMUX78 Register (offset = E4h) [reset = 0h] ........................................................ 3958
23.4.33 IF1CMD Register (offset = 100h) [reset = 0h] ........................................................... 3959
23.4.34 IF1MSK Register (offset = 104h) [reset = E0000000h] ................................................ 3962
23.4.35 IF1ARB Register (offset = 108h) [reset = 0h] ........................................................... 3963
23.4.36 IF1MCTL Register (offset = 10Ch) [reset = 0h] ......................................................... 3964
23.4.37 IF1DATA Register (offset = 110h) [reset = 0h] .......................................................... 3966
23.4.38 IF1DATB Register (offset = 114h) [reset = 0h] .......................................................... 3967
23.4.39 IF2CMD Register (offset = 120h) [reset = 0h] ........................................................... 3968
23.4.40 IF2MSK Register (offset = 124h) [reset = E0000000h] ................................................ 3971
23.4.41 IF2ARB Register (offset = 128h) [reset = 0h] ........................................................... 3972
23.4.42 IF2MCTL Register (offset = 12Ch) [reset = 0h] ......................................................... 3973
23.4.43 IF2DATA Register (offset = 130h) [reset = 0h] .......................................................... 3975
23.4.44 IF2DATB Register (offset = 134h) [reset = 0h] .......................................................... 3976
23.4.45 IF3OBS Register (offset = 140h) [reset = 0h] ........................................................... 3977
23.4.46 IF3MSK Register (offset = 144h) [reset = E0000000h] ................................................ 3979
23.4.47 IF3ARB Register (offset = 148h) [reset = 0h] ........................................................... 3980
23.4.48 IF3MCTL Register (offset = 14Ch) [reset = 0h] ......................................................... 3981
23.4.49 IF3DATA Register (offset = 150h) [reset = 0h] .......................................................... 3983
23.4.50 IF3DATB Register (offset = 154h) [reset = 0h] .......................................................... 3984
13
SPRUH73H–October 2011–Revised April 2013 Contents
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
