www.ti.com
Enhanced PWM (ePWM) Module
Table 15-21. EPWMx Initialization for Figure 15-27
Register Bit Value Comments
TBPRD TBPRD 600 (258h) Period = 601 TBCLK counts
TBPHS TBPHS 0 Clear Phase Register to 0
TBCNT TBCNT 0 Clear TB counter
TBCTL CTRMODE TB_UP
PHSEN TB_DISABLE Phase loading disabled
PRDLD TB_SHADOW
SYNCOSEL TB_SYNC_DISABLE
HSPCLKDIV TB_DIV1 TBCLK = SYSCLK
CLKDIV TB_DIV1
CMPA CMPA 350 (15Eh) Compare A = 350 TBCLK counts
CMPB CMPB 200 (C8h) Compare B = 200 TBCLK counts
CMPCTL SHDWAMODE CC_SHADOW
SHDWBMODE CC_SHADOW
LOADAMODE CC_CTR_ZERO Load on CTR = 0
LOADBMODE CC_CTR_ZERO Load on CTR = 0
AQCTLA ZRO AQ_SET
CAU AQ_CLEAR
AQCTLB ZRO AQ_SET
CBU AQ_CLEAR
Table 15-22. EPWMx Run Time Changes for Figure 15-27
Register Bit Value Comments
CMPA CMPA Duty1A Adjust duty for output EPWM1A
CMPB CMPB Duty1B Adjust duty for output EPWM1B
1523
SPRUH73H–October 2011–Revised April 2013 Pulse-Width Modulation Subsystem (PWMSS)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
