www.ti.com
ARM Cortex-A8 Memory Map
Table 2-3. L4_PER Peripheral Memory Map (continued)
Device Name Start_address (hex) End_address (hex) Size Description
Reserved 0x4819_E000 0x4819_EFFF 4KB Reserved
0x4819_F000 0x4819_FFFF 4KB Reserved
McSPI1 0x481A_0000 0x481A_0FFF 4KB McSPI1 Registers
0x481A_1000 0x481A_1FFF 4KB Reserved
Reserved 0x481A_2000 0x481A_5FFF 16KB Reserved
UART3 0x481A_6000 0x481A_6FFF 4KB UART3 Registers
0x481A_7000 0x481A_7FFF 4KB Reserved
UART4 0x481A_8000 0x481A_8FFF 4KB UART4 Registers
0x481A_9000 0x481A_9FFF 4KB Reserved
UART5 0x481A_A000 0x481A_AFFF 4KB UART5 Registers
0x481A_B000 0x481A_BFFF 4KB Reserved
GPIO2 0x481A_C000 0x481A_CFFF 4KB GPIO2 Registers
0x481A_D000 0x481A_DFFF 4KB Reserved
GPIO3 0x481A_E000 0x481A_EFFF 4KB GPIO3 Registers
0x481A_F000 0x481A_FFFF 4KB Reserved
Reserved 0x481B_0000 0x481B_FFFF 64KB Reserved
0x481C_0000 0x481C_0FFF 4KB Reserved
Reserved 0x481C_1000 0x481C_1FFF 4KB Reserved
0x481C_2000 0x481C_2FFF 4KB Reserved
Reserved 0x481C_3000 0x481C_9FFF 28KB Reserved
Reserved 0x481C_A000 0x481C_AFFF 4KB Reserved
0x481C_B000 0x481C_BFFF 4KB Reserved
DCAN0 0x481C_C000 0x481C_DFFF 8KB DCAN0 Registers
0x481C_E000 0x481C_FFFF 8KB Reserved
DCAN1 0x481D_0000 0x481D_1FFF 8KB DCAN1 Registers
0x481D_2000 0x481D_3FFF 8KB Reserved
Reserved 0x481D_4000 0x481D_4FFF 4KB Reserved
0x481D_5000 0x481D_5FFF 4KB Reserved
Reserved 0x481D_6000 0x481D_6FFF 4KB Reserved
0x481D_7000 0x481D_7FFF 4KB Reserved
MMC1 0x481D_8000 0x481D_8FFF 4KB MMC1 Registers
0x481D_9000 0x481D_9FFF 4KB Reserved
Reserved 0x481D_A000 0x481F_FFFF 152KB Reserved
Interrupt controller 0x4820_0000 0x4820_0FFF 4KB Interrupt Controller Registers
(INTCPS)
Reserved 0x4820_1000 0x4823_FFFF 252KB Reserved
MPUSS config register 0x4824_0000 0x4824_0FFF 4KB Host ARM non-shared device
mapping
Reserved 0x4824_1000 0x4827_FFFF 252KB Reserved
Reserved 0x4828_0000 0x4828_0FFF 4KB Reserved
Reserved 0x4828_1000 0x482F_FFFF 508KB Reserved
PWM Subsystem 0 0x4830_0000 0x4830_00FF PWMSS0 Configuration Registers
eCAP0 0x4830_0100 0x4830_017F PWMSS eCAP0 Registers
4KB
eQEP0 0x4830_0180 0x4830_01FF PWMSS eQEP0 Registers
ePWM0 0x4830_0200 0x4830_025F PWMSS ePWM0 Registers
0x4830_0260 0x4830_1FFF 4KB Reserved
161
SPRUH73H–October 2011–Revised April 2013 Memory Map
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated