Appendix A
www.ti.com
Table A-1. Document Revision History (continued)
Reference Additions/Modifications/Deletions
Chapter 14 Updated Table 14-1, Unsupported CPGMAC Features.
Ethernet Subsystem
Updated Section 14.3, Functional Description
• Section 14.3.6, RGMII Interface
• Section 14.3.6.3, Forced Mode of Operation
Updated TX_INTMASK_x and DMA_INTMASK_x registers in Section 14.5.2, CPSW_CPDMA Registers.
Updated Section 14.5.7.2, CPGMAC_SL MAC CONTROL Register, in CPSW_SL Registers.
Updated CPSW_WR Registers
• Section 14.5.9.8, C0_MISC_EN
• Section 14.5.9.12, C1_MISC_EN
• Section 14.5.9.16, C2_MISC_EN
• Section 14.5.9.20, C0_MISC_STAT
• Section 14.5.9.24, C1_MISC_STAT
• Section 14.5.9.28, C2_MISC_STAT
• Section 14.5.9.35, RGMII_CTL
Chapter 15 Added notes to ePWM, eCAP, and eQEP modules that interrupts from these modules can also be used as
PWMSS DMA events.
Updated Section 15.1.3.2, System Configuration Register.
Chapter 16 Updated Section 16.2.1, USB Connectivity Attributes.
USB
Updated Section 16.3.7, USB Controller Host and Peripheral Modes Operation.
Updated Section 16.5.1.2, SYSCONFIG Register.
Chapter 18 Updated Section 18.2, Integration.
Multimedia Card
Updated Section 18.3, Functional Description.
(MMC)
Updated Section 18.5.1.1 SD_SYSCONFIG and Section 18.5.1.29, SD_REV registers.
Chapter 20
DMTimer
Timers
Added Figure 20-2, Timer0 Integration, and Figure 20-3, Timer2-7 Integration.
Added note to Section 20.1.3.4.2, Write Non-Posted, that this mode is not recommended.
Added Section 20.1.5.3, IRQ_EOI Register.
DMTimer 1 ms
Updated registers
• Bits 4-3 (IdleMode) in Section 20.2.5.2, TIOCP_CFG Register.
• Bit 2 (POSTED) in Section 20.2.5.14, TSICR Register.
RTC
Updated Figure 20-55, RTC Integration, and Figure 20-57, RTC Functional Block Diagram.
Updated Section 20.3.5.34, RTC PMIC Register.
Watchdog Timer
Added Figure 20-96, WDTimer Integration.
Chapter 21 Added note to Section 21.2.3, I2C Pin List.
I2C
Updated Section 21.4.1.3, I2C_SYS register.
Chapter 22 Added note to Table 22-3, McASP Pin List.
McASP
Updated Section 22.4.1.2, Power Idle SYSCONFIG Register.
Chapter 26 Updated Table 26-7, SYSBOOT Configuration Pins.
Initialization
Chapter 27 Added chapter on debug subsystem.
Debug Subsystem
4160
Revision History SPRUH73H–October 2011–Revised April 2013
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
